



TITLE OF THE INVENTION

SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE
SAME

5 BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a semiconductor
device and a method of manufacturing the same and, more
particularly, to the technology that is suitable for
10 preventing the diffusion of the copper of the copper
wiring layer.

2. Description of the Related Art

In recent years, in order to increase the operations²
speed of the semiconductor element such as ²LSI, etc.,
15 ~~such a structure is gradually employed that the~~
²
20 insulating film having the low dielectric constant
(referred to as ²the "low dielectric constant film"
hereinafter) is formed on the copper wiring layer as the
interlayer insulating film. In this structure, the low
dielectric constant film is formed on the copper wiring
20 layer as an interlayer insulating film, and then ^athe via
hole is formed in this low dielectric constant film to
expose the copper wiring layer. In forming this via hole,
^a
the block insulating film is formed on the copper wiring
25 layer in advance, and then the interlayer insulating film
is formed on this block insulating film. The block
insulating film serves as an etching stopper film when

etching the interlayer insulating film. The block insulating serves also as a copper diffusion preventing film, which prevents copper contained in the copper wiring layer from diffusing into the interlayer insulating film.

In the prior art, ²the silicon nitride film (referred to as the "SiN film" hereinafter), which is superior in preventing the copper diffusion, is used for the block insulating film.

SiN film, however, has a problem ⁱⁿ that it lowers the operation ²speed of the semiconductor device due to its high dielectric constant (about 7).

^{as a substitute for} ~~other than~~ the SiN film, ^{2/30} [some] low dielectric constant films ²are known to be used for the block

insulating film. These low dielectric constant films are formed using ²CVD method (Chemical Vapor Deposition

method), and the reaction gases for this method is that consists of methylsilane ($\text{Si}(\text{CH}_3)_4$) and CH_4 or that

consists of organic silane and CH_4 . These methods; however, are problematic because a large number of Si-C bonds are formed in the low dielectric constant film. Since the Si-C bonds increases the leakage current in the film, the block film formed as above has the problem that the leakage current is large.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide

a novel semiconductor device capable of preventing the diffusion of the copper ^{from} in the copper wiring layer and a method of manufacturing the same. ✓

5 According to the semiconductor device manufacturing method of the present invention, ^a the process gas containing any one of N_2 and N_2O is ^{converted to a plasma} plasmanized and then the surface of the copper wiring layer is exposed to the ^{plasma} plasmanized process gas. ✓
10 Alternatively, ^a the process gas containing N_2 and NH_3 may be ^{used to form the plasma} plasmanized in place of above gas and then the surface of the copper wiring layer may be exposed to this plasmanized process gas. ✓

^{has been} [According to the examination result, It ^{was} discovered that ^{the} surface layer portion of the copper wiring layer ^{is} was reformed by these plasma processes and
15 such surface layer portion could function ^{as} the copper diffusion preventing layer. This means that the copper wiring layer itself has the function of preventing the diffusion of copper. Therefore, ^{the} high ^{cap} ability ^{of} for preventing copper diffusion is not required for the
20 copper diffusion preventing film (the block insulating film, etc.) formed on the copper wiring layer. etc. ✓
Therefore, there is no need to use the high dielectric films (SiN film ^{or} and like) of the prior art, which are considered to have a superior ability ^{to} prevent the
25 copper diffusion.

Accordingly, in the present invention, films having ^a relatively low dielectric constant can be formed on the ✓

copper wiring layer, in place of the high dielectric constant film in the prior art. Example^s of the films having ^{such a} ~~the~~ relatively low dielectric constant^{are} ~~is the~~ silicon-containing insulating film^s such as a SiOCH film, a SiO film, a SiONCH film, a SiCH film, a SiCNH film, and the like. If the high dielectric constant is not problematic, however, ^a ~~the~~ SiN film may be employed. ✓

The so-called damascene structure may be formed on this silicon-containing insulating film. In order to obtain the damascene structure, the interlayer insulating film is^a formed on the silicon-containing insulating film, then ~~the~~ via hole is formed in the silicon-containing insulating film and the interlayer insulating film, then ^a ~~the~~ plug connected electrically to the copper wiring layer is buried in the via hole, and ~~the~~ upper wiring connected electrically to the plug is formed on the interlayer insulating film. As described above, since the surface layer portion of the copper wiring layer is reformed to function as the copper diffusion preventing layer, the diffusion of the copper into the silicon-containing insulating film and the interlayer insulating film ^{is} ~~can be~~ prevented. ✓ ✓ ✓

Moreover, if the surface of this copper wiring layer is exposed to the NH₃ plasma before the surface layer portion of the copper wiring layer is reformed, the natural oxide film formed on the surface of the copper wiring can be removed. If the natural oxide film is

removed in this manner, the film formed on the copper wiring layer becomes difficult to peel off from the copper wiring layer.

Furthermore, instead of reforming the surface portion of the copper wiring in the above manner, a silicon-containing insulating film may be formed on the copper wiring layer which ^{has} ~~is~~ ^{been} ~~not~~ subjected to the above-described reforming process. In this case, after forming the silicon-containing insulating film, process gas containing at least one of NH_3 , N_2 , and N_2O is ^{converted to a plasma} ~~plasmanized~~ and then the surface of the silicon-containing insulating film is exposed to the ^{plasma} ~~above plasmanized~~ process gas. ^{It has been} ~~According to the examination result, it was~~ discovered that the silicon-containing insulating film ^{is} ~~was~~ reformed by this plasma process and ^{that reformed} ~~the~~ silicon-containing insulating film ^a ~~had the~~ function ^{as} ~~the~~ copper diffusion preventing film.

^{may be} ~~As~~ the silicon-containing insulating film to be reformed, there are a SiOCH film, a SiO film, a SiN film; a SiONCH film, a SiCH film, a SiCNH film, ^{or} ~~and~~ the like. ^{for example.} Among these films, the SiOCH film and the SiONCH film can be formed by ~~the~~ chemical vapor deposition ^a ~~method~~ using ~~the~~ reaction gas that contains a compound having ^a ~~a~~ siloxane bonds. If ^a ~~the~~ compound having ^a ~~the~~ siloxane bonds is employed, ^a ~~the~~ SiOCH film ^{or a} ~~and the~~ SiONCH film ^{which has a} ~~that have the~~ low dielectric constant and ^{which} ~~suppress~~ the leakage current can be formed. As a result,

with
 [in] the SiOCH film and [in] the SiONCH film, there ^{is} [exists] no
 problem that the leakage current ^{will be} increased ^{as} like in the
 prior art ^{or} [and] that the operation ^{will be} speed of the
 semiconductor device ^{of} slows due to the high dielectric
 constant [like in] the SiN film.

The so-called damascene structure may also be
 formed on the silicon-containing insulating film that is
 reformed in this manner. In order to obtain [the] ^a
 damascene structure, ^{an} [the] interlayer insulating film is
 10 formed on the reformed silicon-containing insulating film,
 then ^a [the] via hole is formed in the silicon-containing
 insulating film and the interlayer insulating film, then
^a [the] plug connected electrically to the copper wiring
 layer is buried in the via hole, and then [the] upper
 15 wiring connected electrically to the plug is formed on
 the interlayer insulating film. As described above,
 since the reformed silicon-containing insulating film can
 function as the copper diffusion preventing film, the
 copper can be prevented from diffusing into the silicon-
 20 containing insulating film and into the interlayer
 insulating film.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1 is a sectional view showing the semiconductor
 25 manufacturing ^{apparatus} [equipment] employed in an embodiment of the
 present invention;

FIGS.2A to 2C are sectional views showing steps of

manufacturing a semiconductor device according to a first

[method of the] embodiment of the present invention;

FIG.3 is a graph ^{of content} [showing SIMS examination results] ^{of} [about] the elements [that are] contained in the silicon-
 5 containing insulating film ^{as determined by SIMS examination,} immediately after the film
^{versus depth} formation, in the first [method of the] embodiment of the
^{method of the} present invention;

FIG.4 is a graph ^{of content} [showing SIMS examination results] ^{of} [about] the elements [that are] contained in the silicon-
 10 containing insulating film ^{as determined by SIMS,} after the
^{versus depth} when such silicon-containing
 insulating film is annealed in vacuum at 500 °C for 4
 hours, in the first [method of the] embodiment of the
^{method of the} present invention;

FIG.5 is a graph ^{of content} [showing SIMS examination results] ^{of} [about] the elements [that are] contained in the silicon-
 15 containing insulating film immediately after the film
^{versus depth} formation when the N₂ plasma ^{treatment} [process] is ^{omitted} [not executed];

FIG.6 is a graph ^{of content} [showing SIMS examination results] ^{of} [about] the elements [that are] contained in the silicon-
 20 containing insulating film which is not subjected to the
 N₂ plasma ^{treatment, but which} [process] when such silicon-containing insulating
 [film] is annealed in vacuum at 500 °C for 4 hours after the
 film formation;

FIGS.7A to 7C are sectional views showing steps of
 25 manufacturing a semiconductor device according to a
 second [method of the] embodiment of the ^{method of the} present invention;

FIG.8 is a graph ^{of content} [showing SIMS examination results]

^{of}
 [about] the elements [that are] contained in the silicon-
 containing insulating film when such silicon-containing
 insulating film is annealed in vacuum at 450 °C for 4
 hours after the film formation, in the second [method of]
 5 [the] embodiment of the ^{method of the} present invention;

FIG.9 is a sectional view ^{illustrating} [showing] a sectional
 [structure used to] measure ^{ment of} the leakage current of the
 [silicon- containing] insulating film, in the second [method]
 [of the] ^{method of the} embodiment of the present invention;

10 FIG.10 is a graph showing the leakage current of the
 silicon-containing insulating film when the NH₃ plasma
 process is performed for the silicon-containing
 insulating film immediately after the film formation, in
 the second [method of the] ^{method of the} embodiment of the present
 15 invention;

FIG.11 is a graph showing the leakage current of the
 silicon-containing insulating film after such silicon-
 containing insulating film is subjected to the NH₃ plasma
 process and is then annealed, in the second [method of the]
 20 embodiment of the ^{method of the} present invention; and

FIGS.12A to 12H are sectional views showing ^{application of} [the case]
 [where] the present invention [is applied] to the damascene
 method.

25 DESCRIPTION OF THE PREFERRED EMBODIMENTS

Next, ^{preferred} [an] embodiment of the present invention will be
 explained with reference to the accompanying drawings

hereinafter.

[(1)] Explanation of the semiconductor manufacturing apparatus equipment employed in the preferred present embodiment

FIG.1 is a sectional view showing the semiconductor manufacturing apparatus equipment employed in the preferred present embodiment.

In FIG.1, 101 denotes a chamber in which the film formation and the plasma process are carried out. Provided in the chamber 101 are two opposing electrodes, i.e., a lower electrode 102 and an upper electrode 104. The lower and upper electrodes 102, 104 both have an almost circular planar shape whose diameter is about 230 mm.

The lower electrode 102 is also used as a loading table on which a substrate 103 is loaded. A heater (not shown) for heating the substrate 103 up to a desired temperature is built in to this lower electrode 102. In FIG.1, 105 denotes a power supplying wiring for supplying a power to the heater.

In addition, the upper electrode 104 is also used as a shower head for supplying a gas into the chamber 101.

A first high frequency power supply 107 and a second high frequency power supply 109 are connected to these two electrodes 104, 102 respectively. The gas in the chamber 101 can be converted to a plasma by applying a high frequency power to the gas from one or both of these high frequency power supplies 107, 109.

A gas introducing port 108 is provided ⁱⁿ to the upper electrode 104, and the gas is introduced into the chamber 101 through the gas introducing port 108. An exhaust port 106 is provided ^{for} to the chamber 101, and the gas introduced into the chamber 101 is exhausted via the port 106 to reduce the pressure in the chamber 101.

^{Preferred embodiments of}
 [(2)] Explanation of a semiconductor device manufacturing method according to the embodiment of the present invention

Next, the semiconductor device manufacturing method according to the present embodiment will be explained hereunder. In order to manufacture the semiconductor device by the present embodiment, there are first and second methods described as follows.

[(1)] First method embodiment

Firstly, the first method will be explained with reference to FIGS. 2A to 2C hereunder.

In this ^{first embodiment} method, as shown in FIG. 2A, substrate 103 is loaded on the lower electrode 102 (see FIG. 1). The substrate 103 ^{consists of} is constructed by forming a copper wiring layer 110 ^{formed} on an underlying insulating film 112 such as SiO₂ film, or the like, ^{which, in turn,} [The underlying insulating film 112] is formed on ^a the silicon substrate (not shown).

Then, as shown in FIG. 2B, ^{the} a surface of the copper wiring layer 110 is ^{contacted} processed with ^{the} plasma and reformed. This process is carried out ^{under the} in accordance with following conditions A.

(Conditions A)

- temperature of the substrate 103[°] ~~an~~ 375 °C
- pressure in the chamber 101[°] ~~A~~ 0.5 to 1.0 Torr
- frequency of the first high frequency power supply
107[°] ~~an~~ 13.56 MHz
- power of the first high frequency power supply
107[°] ~~A~~ 0 W (not applied)
- frequency of the second high frequency power supply
109[°] ~~an~~ 380 KHz
- power of the second high frequency power supply
109[°] ~~an~~ 150 W
- process time ~~an~~ 30 sec
- process gas flow rate ~~an~~ see Table 1

Table 1

	Process gas	gas flow rate (sccm)			
		N ₂	N ₂ O	NH ₃	C _x H _y
①	N ₂	100	---	---	---
②	N ₂ +N ₂ O	200	100	---	---
③	N ₂ +NH ₃	200	---	100	---
④	N ₂ +C _x H _y	200	---	---	100
⑤	N ₂ O+C _x H _y	---	100	---	200
⑥	N ₂ +N ₂ O+C _x H _y	100	100	---	100

As shown in Table 1, there are six types ① to ⑥ ^{of} the process gas. ^{At least} [Any] one of N₂ and N₂O is contained in each of the [all] process gases. These gases are ^{converted to plasma} plasmanized in the chamber 101. In this case, NH₃ may be added as in the case of process gas ③, and C_xH_y (hydrocarbon) may be added as in the cases

of the process gases ④ to ⑥. Specific examples of the C_xH_y hydrocarbons are CH_4 and C_2H_2 . It is postulated that if C_xH_y is added, a thin film made of C_xH_y is formed on the surface of the copper wiring layer 110. ^{and} ^{believed} And it is expected that the copper wiring layer 110 is ^{rendered} difficult to be etched in the later steps by this thin film.

Then, as shown in FIG.2C, a silicon-containing insulating film 111 is formed on the copper wiring layer 110. This silicon-containing insulating film 111 is formed by the plasma CVD method (Chemical Vapor Deposition method) in ^{under the} accordance with following conditions B.

(Conditions B)

- temperature of the substrate 103: ~~100~~ 375 °C
- 15 • pressure in the chamber 101: ~~10~~ 1.0 Torr
- frequency of the first high frequency power supply 107: ~~10~~ 13.56 MHz
- power of the first high frequency power supply 107: ~~10~~ 0 W (not applied)
- 20 • frequency of the second high frequency power supply 109: ~~10~~ 380 KHz
- power of the second high frequency power supply 109: ~~10~~ 100 to 150 W
- deposited film thickness ~~100~~ 100 nm
- 25 • gas flow rate ~~100~~ see Table 2

Table 2

Type of silicon- Containing Insulating film 111	gas flow rate (sccm)					
	HMDSO (Si(CH ₃) ₄)	TMS	SiH ₄	N ₂ O	NH ₃	CH ₄
5	① SiOCH	50	---	---	---	100
	② SiO	---	50	---	100	---
	③ SiN	---	---	50	100	---
	④ SiONCH	50	---	---	200	100
10	⑤ SiCH	---	50	---	---	100
	⑥ SiCNH	---	50	---	---	200

As shown in Table 2, there are an SiOCH film, an SiO film, an SiN film, an SiONCH film, an SiCH film, and an SiCNH film ^{can be formed as} as the type of the silicon-containing insulating film 111 to be formed. These films can be formed by combining together the gases in Table 2. In the present invention, any one of these films may be formed employed. It should be noted that when the type of the film is denoted as "SiXYZ film", this film should be 15 is understood ^{to} as containing at least an Si element, an X element, a Y element, and a Z element.

In Table 2, HMDSO (hexamethyldisiloxane: (Si(CH₃)₃)₂O) is liquid at the room temperature (20 °C). ~~X~~ ^{The} flow rate of the liquid HMDSO is adjusted by the liquid massflow meter (not shown), and then the liquid HMDSO is vaporized by heating and then ^{the vapor} is introduced into the chamber 101. Alternatively, in place of this process, 25

the liquid HMDSO may be ^{first} vaporized, then the flow rate of the vaporized HMDSO may be adjusted by the high-temperature mass flow meter (not shown), and then the vaporized HMDSO may be supplied to the chamber 101. The flow rate of the HMDSO ^{under} in the conditions B is ^{that} those obtained when the HMDSO is vaporized in the above manner.

In particular, the dielectric constant of the SiOCH film, which was formed by using the HMDSO under the conditions B, was about 4.0. This value is lower than the dielectric constant of the SiN film. Furthermore, if the HMDSO is used, since Si (silicon) in the HMDSO is already bonded to O (oxygen) in the form of siloxane bonds (Si-O-Si), the Si-C bonds are ^{reduced} not so much contained in the SiOCH film. As a result, the SiOCH film ^{has a low} dielectric constant thereof is low as explained above, becomes a ^{and a suppressed} film whose leakage current is suppressed. This is also the case for the SiONCH film that is formed by using the HMDSO. ^{has been mentioned as a}

The HMDSO is the compound having the siloxane bonds, but the ^{the} similar advantage to the above can be obtained when any one of ^{the} following compounds having the siloxane bonds is employed in place of the HMDSO.

OMCTS (octamethylcyclotetrasiloxane : $(\text{Si}(\text{CH}_3)_2)_4\text{O}_4$)

HEDS (hexaethyldisiloxane : $(\text{Si}(\text{C}_2\text{H}_5)_3)_2\text{O}$)


25 TMDS (tetramethyldisiloxane : $(\text{SiH}(\text{CH}_3)_2)_2\text{O}$)

TEDS (tetraethyldisiloxane : $(\text{SiH}(\text{C}_2\text{H}_5)_2)_2\text{O}$)

TMCTS (tetramethylcyclotetrasiloxane



TECTS (tetraethylcyclotetrasiloxane



5 If any one of these compounds is employed, the silicon- containing insulating film 111 ^{with a suppressed} [whose] leakage current ^{and having a} [is] suppressed and which has ^{the} low dielectric constant can be formed.

Also, as shown in Table 2, the organic silane ¹TMS (tetramethylsilane : $\text{Si}(\text{CH}_3)_4$) ² is employed to form the SiO film, the SiCH film, and the SiCNH film, but other organic silane may be employed in place of TMS. ³ ^{include} [As] other organic silanes ⁴ for example, [there are] trimethylsilane ($\text{SiH}(\text{CH}_3)_3$), dimethylsilane ($\text{SiH}_2(\text{CH}_3)_2$), and monomethylsilane ($\text{SiH}_3(\text{CH})$).

15 [Then, examination results about] the tendency of [the] copper diffusion from the copper wiring layer 110 ^{into} to the silicon- containing insulating film 111 ^{now} will be explained with reference to FIG.3 and FIG.4 ^{hereunder}. Particularly, [explanation will be made for] the case where ^{under} N_2 (see ① in Table 1) is used as the process gas [in] the above conditions A, along with ^{use of} [using] the SiOCH film (see ① in Table 2) as the silicon- containing insulating film 111 ^{will be explained}.

FIG.3 is a graph ^{of the} [showing] results of [examination,] ^{carried out by} SIMS (Secondary-Ion-Mass- Spectroscopy), ²⁵ ^{assay of} [about] the elements that are contained in the silicon- containing insulating film 111 immediately after the film

was formed. In this examination, the relationships between a depth from the surface of the silicon-containing insulating film 111 and a Cu (copper) concentration at that depth were examined. ^{The} [An] abscissa

5 in FIG.3 denotes the depth (nm) from the surface of the insulating film 111 ^{on} in a linear scale, and ^{the} an ordinate on the left side denotes the Cu (copper) concentration (atoms/cc, i.e., the number of atoms per 1 cc) ^{on} in a logarithmic scale. In this examination, secondary ion intensity (cts/sec) of Si (silicon) and C (carbon) contained in the film were also examined. ^{The} An ordinate on the right side of the FIG.3 denotes the secondary ion intensity (cts/sec) of Si (silicon) and C (carbon) ^{on} in a logarithmic scale.

15 In FIG.3, the numerical value affixed to the left side of the symbol of ^{an} elements indicates the mass number of this element.

[Also,] FIG.4 is a graph showing ^{content of} [SIMS examination] [results of] the elements [that were] contained in the silicon-containing insulating film 111 ^{versus depth} after the silicon-containing insulating film 111 examined in FIG.3 was annealed in vacuum at 500 °C for 4 hours. This examination was carried out in ^{a manner} [the] similar [way] to that in FIG.3.

25 Focusing on the copper concentration at ^a the depth of 60 to 80 nm in FIG.4 reveals that gradient of the graph in this region is relatively steep, which indicate ⁵ that little

copper diffusion^{ed} from the copper wiring 110 into the insulating film 111 is little.

In addition, as shown in FIG.4, Cu (copper) contained in the silicon-containing insulating film 111 is very small in the middle range (the depth of about 20 to 60 nm) of the film. ^{In practice} Practically, it is preferable that the number of Cu^{atoms} in the middle range of the film is ^{be} less than 10^{17} . It can be seen that the present method fulfills this condition.

^{The foregoing} Above arguments shows that the present invention can prevent the copper diffusion even when the anneal^{ing} is performed.

Next, in order to further confirm the effect of the N₂ plasma process, the ~~explanation will be made for the~~ case where the N₂ plasma ^{treatment} process is ~~not executed~~ ^{omitted will be explained} with reference to FIG.5 and FIG.6 hereunder. FIG.5 is a graph showing SIMS examination results, obtained immediately after the silicon- containing insulating film 111 was formed, ^{for} about the elements that were contained in the silicon- containing insulating film 111 that was not subjected to the N₂ plasma ^{treatment} process. This ^{In this} is just the case ^{only} where the step shown in FIG.2C is executed, without executing the step in FIG.2B, directly after the step shown in FIG.2A is executed. Also, FIG.6 is a graph showing SIMS examination ^{the} ^{of} ^{for} results about the elements that were contained in the insulating film 111 of the FIG.5, which ^{was} were further subjected to an annealing in vacuum at

500 °C for 4 hours.

In FIG.5 and FIG.6, ^{the} an abscissa denotes ^[a] depth (nm) from the surface of the insulating film 111 ^{on} in a linear scale. ^{The} Then, ^{an} ordinate on the left side denotes the Cu (copper) concentration (atoms/cc) ^{on} in a logarithmic scale. ^{The} Also, ^{an} ordinate on the right side denotes secondary ion intensity (cts/sec) of Si (silicon), C (carbon), and F (fluorine) ^{on} in a logarithmic scale ^[respectively].

As is apparent from comparing the Cu (copper) concentration of FIG.5 (before the annealing) and that of FIG.6 (after the annealing), it can be understood that ^{the} ^{annealing causes} the copper of the copper wiring layer 110 ^{to} diffuses into the silicon-containing insulating film 111. ^[by the] ^[annealing]

On the other hand, comparing the Cu (copper) of FIG.4 (^{with} performing the N₂ plasma ^{treatment} process) and that of FIG.6 (^{without} performing the N₂ plasma ^{treatment} process) reveals the effect of the plasma ^{treatment} process. That is, it can be understood that the Cu (copper) concentration in FIG.4 is lower than that in FIG.6.

^{The} According to the examination ^[the] results shown in FIG.3 to FIG.6, ^[it was] verified ^{is} that if the surface of the copper wiring layer 110 ^[was] exposed to the plasma under the conditions A, ^[the] surface ^[layer] portion of the copper wiring layer 110 ^[was] reformed to functions ^a as ^[the] copper diffusion preventing layer. The inventors speculates that the surface ^[layer] portion of the copper wiring layer

110 ^{is} [would be] nitrided by the plasma process and thus a thin film ^{is} [made] of copper nitride ^{from} [would be] formed ^{on} the surface ^{layer} portion, and this thin film ^{is} [would] serve as ^a [the] copper diffusion preventing layer.

5 This means that the copper wiring layer 110 itself [have the] function ^{to} [of] preventing ^{embodiment} [the] copper diffusion. Therefore, according to the first ^{embodiment} method, there is no need ^{for} [to require] the copper diffusion preventing film formed on the copper wiring layer 110 to have superior ability ⁱⁿ [of] preventing the copper diffusion. For this reason, there is no need in the first ^{embodiment} ^{for} method to employ ^a [the] high dielectric constant film such as the SiN film [that is] employed in the prior art ^{for} [due to] its superior ability ⁱⁿ [of] preventing the copper diffusion.

15 ^{Embodiment} (2) Second ^{embodiment} method ^{now} Next, the second ^{embodiment} method will ^{be} explained with reference to FIGS. 7A to 7C ^{hereunder}.

In this ^{embodiment} method, as shown in FIG. 7A, a substrate 103 is loaded on the lower electrode 102 (see FIG. 1). The substrate 103 ^{has a} is constructed by forming the copper wiring layer 110 ^{formed on} on ^{the} underlying insulating film 112 ^{which} which ^{in turn,} Although not shown, the underlying insulating film 112 is formed on a silicon substrate.

25 Then, as shown in FIG. 7B, the silicon-containing insulating film 111 ^{with a} whose film thickness ^{is} is 100 nm is formed on the copper wiring layer 110. This silicon-containing insulating film 111 is formed by the CVD

method in accordance with the conditions B ^{given above for} explained in the first method.

In turn, as shown in FIG.7C, the surface of the silicon- containing insulating film 111 is reformed by the plasma process in accordance with following conditions C.

(Conditions C)

- temperature of the substrate 103: ~~10~~ 375 °C
- pressure in the chamber 101: ~~10~~ 0.5 to 6.0 Torr
- 10 • power of the first high frequency power supply 107: ~~10~~ 0 W (not applied)
- frequency of the second high frequency power supply 109: ~~10~~ 380 KHz
- power of the second high frequency power supply 15 109: ~~10~~ 150 W
- process time: ~~10~~ 30 sec
- process gas flow rate: ~~10~~ see Table 3

Table 3

	Process gas	gas flow rate (sccm)
20	① NH ₃	100 to 300
	② N ₂	100 to 300
	③ N ₂ O	100 to 300

At least one of NH₃, N₂, and N₂O in Table 3 may be employed as the process gas.

25 Though only the second high frequency power supply 109 is employed under the conditions C, the first high frequency power supply 107 may be employed together with

the second high frequency power supply 109. Alternatively, the first high frequency power supply 107 may be employed without employing the second high frequency power supply 109.

5 Next, ^{the} examination ^{of} results ^{of} [about] ^{of} [the] copper diffusion from the copper wiring layer 110 into the silicon-containing insulating film 111 will be explained with reference to FIG.8 [hereunder]. ^{In} particularly [the] explanation will be made ^{for} the case where the SiOCH film (see ① in Table 2) is used as the silicon-containing insulating film 111, and NH₃ (see ① in Table 3) is used as the process gas ^{under} in the conditions C. ^{will be explained,}

FIG.8 is a graph showing ^{the results of} SIMS examination [results] ^{of} [about] the relationships between the depth (nm) from the surface of the silicon-containing insulating film 111 and the Cu (copper) concentration (atoms/cc) at that depth, when the insulating film 111 is annealed in vacuum at 450 °C for 4 hours after subjected to the NH₃ plasma process. [In this examination, ^{embodiment} as in the first method, the relationships between the depth (nm) from the surface of the insulating film 111 and the secondary ion intensity (cts/sec) of Si (silicon) and C (carbon) at that depth were also examined. The SIMS examination method ^{was} is similar to that ^{employed} in the first ^{embodiment} method.]

25 As shown in FIG.8, ^{there is little} [the] diffusion of Cu (copper) [is] ^{embodiment} [little] in this [method]. In addition, it can be understood from comparing FIG.6 ^{without} [not executing] the NH₃ plasma

process) and FIG.8 ^{with} (executing) the NH_3 plasma process), that the Cu (copper) concentration in FIG.8 ^{with} (executing) the NH_3 plasma process ^{is executed} is lower.

5 ^{Thus,} [This means that] exposing the surface of the silicon-containing insulating film 111 allows the film 111 to be reformed and to [have a] function ^{as} [of] copper diffusion preventing film.

In this example, ^a [the] SiOCH film is employed as the silicon-containing insulating film 111 and this film is
10 formed by using ^a [the] reaction gas containing the HMDSO (see the conditions B). Therefore, as has already been explained, not only the dielectric constant of the film can be lowered to about 4 but also the leakage current can be suppressed.

No 15 ⁴¹ → The inventors actually measured this leakage current. FIG.9 shows a sectional structure ^{which illustrates} [used to] measure ^{ment as} the leakage current. In FIG.9, 202 denotes a p-type silicon substrate that is grounded. Then, the silicon-containing insulating film 111 was formed on this
20 p-type silicon substrate 202 under the conditions B. Also, 201 denotes a mercury probe used to apply the test voltage to the silicon-containing insulating film 111.

Measured results are shown in FIG.10 and FIG.11. In these figures, ^{the} an abscissa denotes [an] electric field strength (MV/cm) applied to the mercury probe 201 (see
25 FIG.9) ^{on} [in the measurement in] a linear scale. A minus sign in the abscissa shows that ^a [the] negative voltage is

applied to the mercury probe 201. ^{The} An ordinate denotes the leakage current (A/cm^2) ^{on} in a logarithmic scale.

FIG.10 is a graph showing the leakage current in the insulating film 111 when the NH_3 plasma ^{treatment} process (under the conditions C) was performed for the insulating film 111 immediately after the insulating film 111 was formed.

On the other hand, FIG.11 is a graph showing the leakage current of the insulating film 111 after it was subjected to the NH_3 plasma ^{treatment} process (under the conditions C) and was then annealed. The annealing was carried out in vacuum at $450^\circ C$ for 4 hours.

As is apparent from comparing FIG.10 and FIG.11, ^{it} is understood that the leakage current characteristic of the insulating film 111 that is subjected to the NH_3 plasma ^{treatment is} process is seldom changed ^{by} before and after the annealing. Focusing on the curve A in FIG.10 and FIG.11 shows that the curve A shifts to the left side (higher electric field side) when the annealing ^{is} performed (FIG.11). Therefore, it can be expected that the leakage current characteristic can be improved by the annealing.

As described above, according to this ^{embodiment} method, the copper diffusion can be prevented by the silicon-containing insulating film 111 whose dielectric constant is lower ^{that as} than the prior art and in which the leakage current ^{is} can be suppressed. Since the dielectric constant is lower than the prior art, insulating film 111 does not have ^{the} a problem of lowering the operating speed of the

semiconductor device as in the prior art.

It should be noted that the first and the second ^{embodiments} ~~method~~ may be executed independently as in the above or in combination thereof. Combining the first and the second ^{embodiments} ~~method~~ leads to the same advantage^s as ^{described} ~~in the~~ above.

③ Explanation ~~of the method~~ of removing the natural oxide film ^{from} on the surface of the copper wiring layer 110

The first and the second ^{embodiments} ~~methods~~ explained above may be executed after the natural oxide film on the surface of the copper wiring layer 110 is removed. This prevents the silicon-containing insulating film 111 from peeling off from the copper wiring layer 110. In order to remove the natural oxide film of the copper wiring layer 110 in the present embodiment^s, the surface of the copper wiring layer 110 is exposed to the NH₃ plasma. The NH₃ plasma process conditions are given ^{as the} ~~in~~ following conditions D.

(Conditions D)

NH₃ flow rate ¹~~1~~ 500 sccm
 temperature of the substrate 103¹~~1~~ 75 °C
 pressure in the chamber 101¹~~1~~ 6.0 Torr
 frequency of the first high frequency power supply
 107¹~~1~~ 13.56 MHz
 power of the first high frequency power supply
 107¹~~1~~ 400 W
 power of the second high frequency power supply

109.440 W (not applied)

process time 10 sec

(3) Explanation of application Examples of the present invention

5 Next, Application examples of the present invention will be explained hereunder. In the following, the present invention is applied to the damascene method that is useful for forming the copper wiring layer. FIGS. 12A to 12H are sectional views showing the case where the present invention is applied to the damascene method.

10 Firstly, as shown in FIG. 12A, the substrate 103 is prepared. This substrate 103 ^{consists of} is constructed by forming the copper wiring layer (lower wiring) 110 ^{formed} on the underlying insulating film 112, such as ^{the} SiO₂ film, [etc.]. ^{which, in turn,} Although not shown, the underlying insulating film 112 is formed on the silicon substrate.

15 Then, as shown in FIG. 12B, in order to remove the natural oxide film ^{from} on the surface of the copper wiring layer 110, the surface is exposed to the NH₃ plasma. The conditions for the NH₃ plasma process are [given as] the conditions D ^{given} Explained above.

20 Then, as shown in FIG. 12C, the surface of the copper wiring layer 110, whose natural oxide film ^{has been} is removed, is ^{treated with} [processed by] the plasma. The conditions for this plasma process are given as the conditions A explained [in the] above ^{in connection with the} first method. ^{embodiment} The surface layer portion of the copper wiring layer 110 is reformed by this plasma

^{treatment}
[process], and this surface layer portion functions as the
copper diffusion ^{barrier} ~~preventing layer~~.

In turn, as shown in FIG.12D, the silicon-containing
insulating film 111 is formed on the copper wiring layer
5 110. This silicon-containing insulating film 111 is
formed under the conditions B explained above. Since the
silicon-containing insulating film 111 functions as the
block insulating film in the present ^{referred to as} ~~application~~ example,
the insulating film 111 is ^{referred to as} ~~called as the~~ block insulating
10 film 111 in the following. Also, because the natural
oxide film of the copper wiring layer 110 ^{has been} ~~is~~ removed in
the step shown in FIG.12B, the block insulating film 111
is ~~made to be~~ difficult to peel off from the copper
wiring layer 110. ✓

15 As explained ^{embodiment} ~~for the~~ above second ~~method~~, after the
block insulating film 111 is formed, the surface of the
insulating film 111 may be exposed to the plasma in
accordance with the above conditions C. In this case,
the plasma ^{treatment shown} ~~process~~ in FIG.12C may be omitted. Since the
20 block insulating film 111 subjected to the plasma ^{treatment} ~~process~~
has the function ^{of} ~~for~~ preventing the diffusion of copper,
there is no possibility that the copper ^{will} ~~diffuses~~ into the
interlayer insulating film ^{later} ~~to be~~ formed on the insulating
film 111, even if the plasma ^{treatment of} ~~process in~~ FIG.12C is omitted.

25 Then, as shown in FIG.12E, the interlayer insulating
film 113 of low dielectric constant is formed on the
block insulating film 111, and a protection film 114 is

formed thereon. The interlayer insulating film 113 may be the well-known FSG (Fluorinated Silicon Oxide) or ~~the~~³ porous SiO₂ film, for example. As the protection film 114, ~~the~~^a NSG film (the silicon oxide film not containing ~~the~~^b impurity) that has a thin thickness and a high density is employed. If the protection film 114 is ~~absent~~^{omitted}, the quality of the interlayer insulating film 113 is altered by the process gas ~~for~~^{used in} ashing ~~the~~^{the} photoresist 115 (described later) or by ~~etching~~^{the} gas ~~for~~^{used for} etching the block insulating film 111 which lies under the interlayer insulating film 113, ~~which degrade~~^{and} the low dielectric constant characteristic of the insulating film 113. ~~If,~~^{is thereby degraded} however, this is not problematic, the protection film 114 may be dispensed with.

Then, as shown in FIG.12F, the photoresist 115 is coated on the protection film 114, and then an opening ~~portion~~^{115a} is formed in the photoresist 115 by ~~the~~^{the} photolithography. Then, an opening ~~portion~~^{113a} reaching down to the block insulating film 111 is formed by etching the interlayer insulating film 113 and the protection film 114 via the opening ~~portion~~^{115a}, ~~by~~^{using} virtue of ~~the~~^{the} reactive ion etching (RIE).

~~No P₂~~ In this etching, ~~3~~³ gas mixture of CF₄+CHF₃ is employed as the etching gas, and the block insulating film 111 has ~~the~~^{the} etching resistance against this etching gas. In other words, the block insulating film 111 functions as the etching stopper film ~~for~~^{for} this etching.

Then, as shown in FIG.12G, after ashing and removing the photoresist 115, an opening portion 111a reaching ^{to} the copper wiring layer 110 is formed by etching the block insulating film 111 via the opening portion 113a. This etching is carried out by the reactive ion etching (RIE). In this etching, ^a gas mixture of the $CF_4 + CHF_3$, which is employed in etching the interlayer insulating film 113 but whose ^{component} composition ratio is changed, is employed as the etching gas. Since the copper wiring layer 110 has the etching resistance against this etching gas, the copper wiring layer 110 is not etched by this etching. ^{In} According to this step, a via hole 116 defined by the opening portion 111a and 113a is formed.

Then, as shown in FIG.12H, a seed layer 117 made of copper is formed on inner walls of the via hole 116 and on the protection film 114 by sputtering. After this, a first electrolytically copper-plated ^{copper} film 118 is formed on the seed layer 117 by ^{applying} supplying the electrical power to this seed layer 117. Then, the first electrolytically copper-plated ^{copper} film 118 that is formed ^{above} higher than the via hole 116 is removed by the CMP method (Chemical Mechanical Polishing method). According to these steps, ^{is formed} the structure in which the plug formed of the first electrolytically copper-plated film 118 is buried in the via hole 116 can be obtained.

Finally, a second electrolytically copper-plated ^{copper} film (upper wiring) 119 is formed on the seed layer 117

and on the first electrolytically copper-plated film 118 by supplying [the] electrical power to the seed layer 117 once again.

5 Following the above steps leads to a structure [.] in which the copper wiring layer (lower wiring) 110 and the electrolytically [copper] plated ^{copper} film (upper wiring) 119 are separated by the interlayer insulating film 113, but are electrically connected via the plug.

10 As ^{has} [is] already ^{been} explained, when the plasma ^{treatment} [process] is ^{applied to} [performed for] the surface of the copper wiring layer (lower wiring) 110 in accordance with the above conditions A, the surface layer portion of the copper wiring layer (lower wiring) 110 is reformed ^{into a} [to act as the] copper diffusion preventing layer. As a result, there is

15 no need to employ the SiN film of the prior art, which has the high dielectric constant, as the block insulating film 111 formed on the copper wiring layer (lower wiring) 110. Instead, according to the present invention, films listed in Table 2 can be employed. Among these films,

20 SiOCH film and the SiONCH film, ^{of which} both [are] formed using [the] HMDSO, suppress the leakage current and have a low dielectric constant (about 4.0). Therefore, present example can provide ^a [the] semiconductor device having [the] high operation ^a speed.

25 To summarize, according to the semiconductor device manufacturing method of the present invention, ^a [the] process gas containing any one of N₂ and N₂O is

^{converted to a plasma}
 [plasmanized] and then the surface of the copper wiring
 layer is exposed to the [plasmanized] process gas^{plasma}.
 Alternatively, ² [the] process gas containing N_2 and NH_3 is
 [plasmanized] in place of this gas^{converted to a plasma} and then ^{contacted with} the surface of
 5 the copper wiring layer [is exposed to the plasmanized]
 [process gas]. By these plasma processes, the surface
 layer portion of the copper wiring layer can be reformed
 and made into ³ [the] copper diffusion preventing layer.
 [According to this,] ³ since the copper wiring layer itself
 10 [has the] function ³ of preventing the copper diffusion, [the]
 superior ^{superior capability for} ability of preventing copper diffusion is not
 required for the copper diffusion preventing film, such
 as the block insulating film ^{or} and the like, ^{which is}
 formed on the copper wiring layer. Therefore, there is
 15 no need to use high dielectric constant films, such as
 SiN film, which are used in the prior art ^{for their} [due] [to] its
 superior ability ^{to} of preventing the copper diffusion.
 [Then,] If the surface of this copper wiring layer is
 exposed to the NH_3 plasma before the surface layer
 20 portion of the copper wiring layer is reformed, the
 natural oxide film formed on the surface of the copper
 wiring can be removed.

Also, instead of reforming the surface of the copper
 wiring layer as above, the silicon-containing insulating
 25 film may be formed on the copper wiring layer, and then
 the process gas containing at least one of NH_3 , N_2 , and
 N_2O is ^{converted to a plasma} [plasmanized], and then the surface of the silicon-

containing insulating film may be exposed to the ^{plasma of the} plasmanized process gas. ^{In vacuum} According to this, the silicon-containing insulating film is reformed to act as ^a the copper diffusion preventing film.

5 In this case, if the silicon-containing insulating film is formed by the chemical vapor deposition method using ^a the reaction gas that contains ^a the compound having ^a the siloxane bonds, such silicon-containing insulating film can have ^a low dielectric constant and ^a can suppress
10 the leakage current. As a result, this silicon-containing insulating film does not have ^{the} a problem that the leakage current increases as in the prior art and ^a that the operation speed of the semiconductor device is ^a not slowed due to the high dielectric constant as ^{with} in the SiN
15 film.

Although the invention has been described with reference to specific embodiments, these descriptions are not meant to be ^{construed} constructed in a limiting sense. Various modifications of the disclosed embodiments, as well as
20 alternative embodiments of the invention will become apparent to persons skilled in the art upon reference to the description of the invention. It should be appreciated by those skilled in the art that the conception and the specific embodiment ^s disclosed may be
25 readily utilized as a basis for modifying or designing other structures for carrying out the ^s same purposes of the present invention. It should also be realized by

those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.

5 It is therefore contemplated that the claims will cover any such modifications or embodiments that fall within the true scope of the invention.

No ~~2~~